

# Novel Integrated BEOL Compatible Inductances for Power Converter Applications

Malte Paesler, Thomas Lisec and Holger Kapels  
Fraunhofer Institute for Silicon Technology ISIT  
Fraunhoferstr. 1, 25524 Itzehoe, Germany  
malte.paesler@isit.fraunhofer.de

**Abstract**—This paper presents the development, processing and investigation of micro-inductances on silicon having an inductance of about 150 nH and a resistance of 0.66  $\Omega$ . The core of the inductances, 1 mm x 3.4 mm x 0.6 mm in size, is fabricated on silicon substrates using a novel fully back-end-of-line (BEOL) compatible fabrication technique based on the agglomeration of micro-sized magnetic powder by atomic layer deposition (ALD). In this way, a wide range of magnetic materials can be integrated on silicon substrates with a high degree of freedom regarding the dimensions of the core. That enables a lot of possibilities for innovative inductor designs for integrated power supplies. A typical boost converter with a GaN FET was designed to prove the functionality of micro-inductances based on such cores at a switching frequency of 20 MHz. An input voltage of 15 V is boosted to 25 V on the output while a load current of 481 mA is applied. In this case the converter reaches an efficiency of 87 %.

## I. INTRODUCTION

The miniaturization of passive components becomes more and more important to reach higher power densities in power supplies. At the same time applications like IoT, smartphones, smart homes, etc. require power converters with reduced size. This future trend is supported by wide band gap devices like SiC or GaN FETs, enabling a new level regarding power losses and switching frequencies. Due to switching frequencies in the range of 10-50 MHz, inductances for typical dc-dc converters become smaller than 200 nH [1], [2]. Therefore, MEMS fabrication technologies come into play for inductor designs [3]. The vision of a power supply in a package (PwrSiP) [4] and a power supply on a chip (PwrSoC) [5] becomes concrete by integrating inductors on silicon. The integration of inductors on silicon is investigated in several geometries with magnetic cores in [4], [6]–[10]. Commonly in-plane windings are utilized, for example spiral inductors [11]. The comparison between magnetic-core and air-core inductors in [12] yielded, that magnetic-core inductors have a better performance for applications up to 50 MHz. However, air-core inductors perform better at higher frequencies due to eddy current losses in the magnetic core. In [13]–[16], approaches for 3D air-core inductors based on through-silicon vias (TSV) are developed. These air-core solutions need more space, thus their inductance density is quite low but future trends go to smaller and more efficient packages. Therefore, the combination of 3D TSV-based inductors with a magnetic core could be an interesting solution. Especially for a power supply in a package solution, it could be possible to fabricate

the inductor and transistor on the same substrate, which would lead to low parasitics and a proper thermal management.

This paper presents a novel type of cores fabricated from micron-sized, soft magnetic powder using the powder agglomeration technique described in [17]. Since all particles in the core are surrounded by a dielectric layer and the points of contact between them are very small, eddy currents are suppressed and good characteristics are obtained even at high frequencies. In contrast to polymer-bonded cores, no degradation occurs at high temperatures or increased humidity. Magnetic powders of different materials with different particle size provided by several suppliers as well as mixtures of them were investigated regarding their electromagnetic behavior and compatibility with the fabrication process [18], [19]. Measurements on a vibrating sample magnetometer (VSM) and on an impedance analyzer show big differences between the investigated powders. To obtain inductors, these magnetic cores were hand-wound with wires around 100  $\mu\text{m}$  diameter. The differences regarding their parameters and application range will be discussed in the following pages.

Finite-element-method (FEM) simulations were performed to validate the obtained results. Finally, as a proof-of-concept, a boost converter with a GaN FET and a switching frequency of 20 MHz was realized and tested using the novel inductors. Furthermore, this prototype should act as a flexible platform to investigate different inductor solutions and makes their comparison accessible. Accurate measurement equipment is used to analyze the electric and thermal behavior. In the next step, inductors based on the new core material shall be fabricated with TSVs instead of hand-wound wires while an optimized design is planned. Nevertheless, the existing sample was also used to calibrate a FEM model, based on that the design and optimization process is started for the next version.

The paper is organized as follows. Section 2 introduces briefly the fabrication process of silicon pieces with magnetic core. The samples are investigated regarding their electric characteristics up to 100 MHz in section 3. In addition, a pareto analysis points out which inductances are relevant for the application. In section 4, the use of FEM simulations is described while the measurements of section 3 are validated by simulation results. In section 5, a boost converter is designed and the development of the prototype is described. The electrical and thermal measurement results of this prototype are presented in section 6.




Fig. 1: Magnetic core fabrication process




Fig. 2: Test samples

## II. FABRICATION PROCESS OF MAGNETIC CORES

The fabrication process is illustrated schematically in Fig. 1. First, a pattern of 3400  $\mu\text{m}$  long, 1000  $\mu\text{m}$  wide and 600  $\mu\text{m}$  deep cavities is transferred by deep reactive ion etching (DRIE) into an 8 inch silicon substrate. After resist removal and cleaning, the substrate is diced into pieces, about 40 mm x 40 mm in size. In the next step, on each piece the cavities are manually filled with micron-sized magnetic particles of a particular type using doctor blade method. As magnetic materials carbonyl iron powder, alloy powder (QFeSi6.5) and MnZnP ferrite with the particle sizes between 1 to 100  $\mu\text{m}$  were tested. Now, ALD is applied to agglomerate the initially loose particles within the cavities by a thin Al<sub>2</sub>O<sub>3</sub> layer to rigid porous structures over the whole cavity depth [20]. By another dicing step, silicon chips as shown in Fig. 2 on the right are cut from each piece. To obtain inductors from those chips, 8 turns of 100  $\mu\text{m}$  copper wire are manually wound around the central part with the embedded soft-magnetic core (Fig. 2). Finally, the wire is fixed with instant adhesive.

The powder-based MEMS technique illustrated in Fig. 1 is not limited to simple devices as fabricated within this work. It has already been shown that substrates with embedded porous 3D structures are fully back-end-of-line compatible and can be post-processed in a cleanroom environment. For example, in [21] a piezoelectric vibrational harvester with integrated NdFeB micro magnet array at the movable cantilever tip is presented. After integration of the micro magnets, three more mask layers as well as PECVD and various dry etching pro-




Fig. 3: Results of investigated powder-based cores at 20 MHz

cesses are needed to finalize the device. Suitable conditioning procedures to regain the cleanroom compatibility of substrates with embedded porous 3D structures are described in [22]. Besides the reproducibility of NdFeB-based porous 3D structures as well as their variation over a wafer is discussed. Similar values can be assumed for the soft-magnetic cores of the present work. After successful proof of the novel core material using simple hand-wound inductors more sophisticated devices with optimized core and integrated windings will be designed and fabricated.

## III. CHARACTERIZATION OF INDUCTORS

Design parameters for an inductor are the number of turns  $N$ , area of the core  $A_{eff}$ , length of the core  $l_{eff}$  and the permeability  $\mu_r$ . To estimate the inductance of a magnetic-core inductor (1) is widely used

$$L = \frac{\mu_0 \mu_r A_{eff} N^2}{l_{eff}} \quad (1)$$

As mentioned in [23], this classical model significantly overestimates the inductance enhancement in practical integrated inductors because of the demagnetization field inside the magnetic core; therefore, the calculation was adopted to

$$L = L_{air-core} + \Delta L, \quad \Delta L = \frac{\mu_0 \mu_r A_{eff} N^2}{l_{eff} [1 + N_d (\mu_r - 1)]} \quad (2)$$

where  $N_d$  is the demagnetization factor, which is about 1/7.8 for this geometry. Assuming a permeability of 7, the inductance is about 138 nH based on (2). Adding about 10 nH for the wires at both ends of the inductor, the calculation comes close to the measurement results and FEM simulations provided in the next parts. Nevertheless, it is a rough estimation in which the distance between each winding and the diameter of the wire are neglected, therefore the FEM software is in use for future optimizations.

All 19 fabricated test samples were electrically characterized from 100 kHz to 100 MHz using a precision impedance analyzer (Agilent 4294A). At 20 MHz, the inductance is in





Fig. 4: Measurement results from impedance analyzer (from 100 kHz to 100 MHz): inductance (a) and resistance (b)

the range between 80 nH and 161 nH while the resistance is between  $0.38 \Omega$  and  $1.4 \Omega$ . As a reference, a sample without any magnetic powder in its cavity was measured, resulting in 60 nH and  $0.31 \Omega$  at 20 MHz. Fig. 3 gives an overview about the inductance and resistance of each test sample at 20 MHz. In addition, a pareto analysis was done for a better evaluation of the powders' performance. The plot in Fig. 6 shows the resistance and inverse inductance on its axes. Due to the definition of pareto optimality, one sample dominates another if its better in either the resistance or inductance and not worse in the other [24]. Applying this algorithm to all 19 inductors, 7 are evaluated as pareto-optimal (marked with a red circle in Fig. 6). One of these 7 inductors should be used depending whether a small resistance or a high inductance is desired. The measurement results of these 7 best samples are displayed over the whole frequency range in Fig. 4. Up to 6 MHz the resistance of all samples is quite similar but in higher frequencies significant differences are recorded. The inductances are quite stable from 100 kHz to 100 MHz, only sample 35 tends to decrease faster above 20 MHz. Another indicator is the quality factor  $Q = \frac{L}{R} 2\pi f$  which is plotted in Fig. 5 showing values between 21 and 42 for the pareto-optimal inductors at 20 MHz.

#### IV. SIMULATIONS

For the design of inductors a FEM software, in this case Comsol Multiphysics, is used with its magnetic fields (mf) physics for analysis in the frequency domain. In the first step, the geometry of the test sample was built as close as possible to reality. Especially the space between each winding has an important influence to the magnetic flux and to the results of the calculation for the inductance. Therefore, the geometry model was customized to the windings of the sample (Fig. 2). Once the geometry is set up, every component gets its proper material parameters. Comsol provides a library for typical materials like air, silicon, copper, etc. For the magnetic




Fig. 5: Quality factor of pareto-optimal inductors




Fig. 6: Pareto analysis of 19 inductors at 20 MHz




Fig. 7: FEM model, magnetic flux density (in mT) at 20 MHz

powder-based core, a few values had to be estimated by using the settings of alloy powder core ferrite and adjusting the permeability and electrical conductivity. As constraint, a sinusoidal current of 1A is supplied to one end of the wire while the other end is grounded. The frequency of this current source is set up for the range from 100 kHz to 100 MHz. After a simulation run, the complex impedance between both wire ends is known and the inductance can be calculated by dividing the imaginary part with its corresponding frequency while the resistance is just the real part. The impedance is given as

$$Z = R + j\omega L, \quad (3)$$

where

$$R = \text{real}\{Z\}, \quad L = \frac{\text{Im}\{Z\}}{2\pi f}. \quad (4)$$

Measurements taken with the vibrating sample magnetometer (VSM) show a permeability of 7 for powder-based core 4; in addition the electrical conductivity was adopted to fit the curves of the impedance analyzer from 100 kHz to 100 MHz. As a result, the calculated inductance (148.80 nH) and resistance (668 mΩ) of the simulation is close to measured values ( $L = 148.87$  nH and  $R = 0.66$  Ω) at 20 MHz. These results confirm a proper reproduction of the magnetic core parameters in the FEM simulation whose visualization of the magnetic flux density is shown in Fig. 7. Based on this information, new geometries of the magnetic core are investigated and the design of the windings with TSVs is optimized depending on the fabrication possibilities.

## V. BOOST CONVERTER DESIGN

For testing the presented inductors, a dc-dc converter for voltages below 50 V and a power level of about 10-20 W was the goal for a first prototype. As topology, a standard boost converter was chosen (Fig. 8). The following calculations clarify that a switching frequency in MHz range is necessary for a boost converter with an inductor of 150 nH.

### A. Converter design

The design is based on the inductor with powder-based core 4. As shown in Fig. 4a, this sample has an inductance of about




Fig. 8: Topology of boost converter

Parameter	Description	Value
$U_{in}$	Input voltage	15 V
$D$	Duty cycle	0.4
$R$	Load Resistance	50 Ω
$f_{sw}$	Switching frequency	20 MHz
$L$	Inductor	150 nH
$R_L$	Resistance of Inductor at 20 MHz	0.66 Ω

TABLE I: Design parameters of boost converter

150 nH. The input voltage is set to  $U_{in} = 15$  V, while a duty cycle of  $D = 0.4$  is applied. Therefore, the output voltage of an ideal boost converter in continuous conduction mode (CCM) is calculated as follows

$$\frac{U_{out}}{U_{in}} = \frac{1}{1-D}. \quad (5)$$

Rearranging (5) gives

$$U_{out} = U_{in} \frac{1}{1-D} = 15 \text{ V} \frac{1}{1-0.4} = 25 \text{ V}. \quad (6)$$

As load, a normal resistance is connected to the output terminals. In this case,  $R = 50$  Ω is chosen to burn

$$P_{out} = \frac{U_{out}^2}{R} = \frac{(25 \text{ V})^2}{50 \Omega} = 12.5 \text{ W}. \quad (7)$$

For a converter in these power and frequency ranges, a reasonable efficiency of 70-80 % is common in literature (assuming an efficiency of  $\eta = 0.80$  for next steps). Thus the input current  $I_{in}$  and averaged inductor current  $I_L$  are given by

$$I_L = I_{in} = \frac{I_{out}}{(1-D)\eta} = \frac{0.5 \text{ A}}{(1-0.4) \cdot 0.8} \approx 1.0 \text{ A}. \quad (8)$$

Working in CCM allows an inductor current ripple of 2 A and less, this results in a switching frequency of  $f_{sw} \geq 20$  MHz. The inductor current ripple is given by

$$\Delta i_L = \frac{U_{in} D}{f_{sw} L}. \quad (9)$$

Rearranging (9) gives

$$f_{sw} \geq \frac{U_{in} D}{\Delta i_L L} = \frac{15 \text{ V} \cdot 0.4}{2 \text{ A} \cdot 150 \text{ nH}} = 20 \text{ MHz}. \quad (10)$$

In Table I, the parameters are listed, which are applied to the prototype and lead to the results being discussed in the next part.




Fig. 9: Prototype with inductor sample 4

Symbol	Description
$T$	GaN FET (EPC8009, max. 65 V, 4 A)
$D$	Schottky diode (DB2W40200L, max. 40 V, 2 A)
$C_{in}$	Input capacitor (10 $\mu$ F)
$C_{out}$	Output capacitor (100 nF)
$L$	Inductor (Powder-based core 4, 150 nH and 0.66 $\Omega$ at 20 MHz)
	Low-side GaN driver (LMG1020, max. 60 MHz)
	C2000 LaunchPadXL from Texas Instruments

TABLE II: Components of prototype

### B. Prototype development

The boost converter was developed on a 40 mm x 52 mm PCB with 4 layers sitting piggyback on TI's LaunchpadXL (Fig. 9) whose microcontroller with a high resolution PWM up to 50 MHz could be easily programmed in C. It is realized as an open loop control at which the PWM signal can be adjusted in the code; nevertheless, two AD converters are connected to the input and output voltage, allowing closed loop control in the future. During the PCB development the focus was on a proper design to minimize the parasitic inductances, using the fast switching GaN FET at safe operation. The input voltage is applied to the terminals on the left side and on the terminal of the other side a 50  $\Omega$  resistor on a heatsink is connected. An EPC8009 GaN FET is used and can be switched up to 50 MHz in this setup, while the inductor sample with powder-based core 4 is used with  $L = 150$  nH. The LMG1020 low-side GaN driver is used with gate resistors of 27  $\Omega$  and is supplied with +5 V from the LaunchPad. In Table II, the components of the prototype are listed.

## VI. EXPERIMENTAL RESULTS AND DISCUSSION

The measurements are recorded with the HDO4104 oscilloscope of LeCroy (2.5 GS/s), while passive probes are connected via coax cables to the U.FL sockets on the PCB. Based on the parameters of Table I, the measurement results are shown in Fig. 10. The gate voltage  $U_{gs}$  (red curve) changes between 0 V and 5 V every 50 ns with a duty cycle of  $D = 0.4$ , respectively the turn-on time is 20 ns. The input voltage  $U_{in}$




Fig. 10: Measurement results of boost converter




Fig. 11: Thermal image of converter with  $U_{in} = 15$  V,  $U_{out} = 25$  V and  $P_{out} = 12$  W captured with FLIR A655SC camera

Component	Max. temperature
Inductor	108 $^{\circ}$ C
GaN FET	86 $^{\circ}$ C
Diode	69 $^{\circ}$ C
Driver IC	63 $^{\circ}$ C

TABLE III: Temperature measurements

(black curve) is measured with 15.1 V, whereas the output voltage  $U_{out}$  (green curve) is measured with 24.8 V. The blue curve shows the drain-source voltage across the GaN FET, because of the fast switching which comes along with GaN FET, even small parasitic inductances in the PCB layout conduct to a ringing effect. The voltage peak of 37 V is still in the safe operation area of this GaN FET. For calculation of the inverter's efficiency, the input  $I_{in} = 0.91$  A and output current  $I_{out} = 0.48$  A were measured with a current clamp for frequencies up to 100 MHz (CP031 from LeCroy).

The following calculation neglects the power consumption



of the gate driver IC, which is supplied from the LaunchPad. The efficiency is given by

$$\eta = \frac{P_{out}}{P_{in}} = \frac{U_{out}I_{out}}{U_{in}I_{in}} \approx \frac{11.90 \text{ W}}{13.74 \text{ W}} \approx 86.8 \%. \quad (11)$$

In Fig. 11 the image of the infrared camera shows where the power losses of 1.84 W are dissipated as thermal energy. The temperature of 4 main hot spots is identified and summed up in Table III.

## VII. CONCLUSIONS AND FUTURE WORK

In this paper a novel back-end-of-line compatible type of magnetic cores for integrated inductances is proposed, in which micron-sized powder were agglomerated by ALD. Based on a simple core geometry and manually wound windings with a 100  $\mu\text{m}$  copper wire, 19 samples with cores obtained from different magnetic powders were characterized for switching frequencies from 100 kHz up to 100 MHz. Detailed investigations at 20 MHz resulted in 7 pareto-optimal samples. FEM simulations show good agreement with the measurements and will be used for further designs. For practical testing of such inductors, a boost converter was designed and built. The proper operation of the converter prototype demonstrates the applicability of inductors with magnetic cores as fabricated by the novel powder-based MEMS technology. The efficiency calculation and thermal investigation correspond to the expectations.

Simulations are already in process for a new inductor design with TSVs; furthermore, thermal simulations show benefits because of a better thermal conductivity of silicon compared to commercial available inductors with wires.

## REFERENCES

- [1] R. Meere, T. O'Donnell, H. J. Bergveld, N. Wang, and S. C. O'Mathuna, "Analysis of Microinductor Performance in a 20-100 MHz DC/DC Converter," *IEEE Transactions on Power Electronics*, vol. 24, no. 9, pp. 2212–2218, Sep. 2009.
- [2] D. Dinulovic, M. Shousha, M. Haug, A. Gerfer, M. Wens, and J. Thone, "On-chip high performance magnetics for point-of-load high-frequency DC-DC converters," in *2016 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Mar. 2016, pp. 3097–3100.
- [3] X. Yu, J. Kim, F. Herrault, and M. G. Allen, "Silicon-embedded toroidal inductors with magnetic cores: Design methodology and experimental validation," in *2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014*, Mar. 2014, pp. 763–767.
- [4] N. Wang, J. Barry, J. Hannon, S. Kulkarni, R. Foley, K. McCarthy, K. Rodgers, F. Waldron, M. Barry, D. Casey, J. Rohan, J. O'Brian, M. Hegarty, A. Kelleher, S. Roy, and C. Ó. Mathúna, "High frequency DC-DC converter with co-packaged planar inductor and power IC," in *2013 IEEE 63rd Electronic Components and Technology Conference*, May 2013, pp. 1946–1952.
- [5] N. Wang, J. Hannon, R. Foley, K. McCarthy, T. O'Donnell, K. Rodgers, F. Waldron, and C. Ó. Mathúna, "Integrated magnetics on silicon for power supply in package (PSiP) and power supply on chip (PwrSoC)," in *3rd Electronics System Integration Technology Conference ESTC*, Sep. 2010, pp. 1–6.
- [6] M. Wang, J. Li, K. D. T. Ngo, and H. Xie, "A novel integrated power inductor in silicon substrate for ultra-compact power supplies," in *2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, Feb. 2010, pp. 2036–2041.
- [7] N. Wang, T. O'Donnell, R. Meere, F. M. F. Rhen, S. Roy, and S. C. O'Mathuna, "Thin-Film-Integrated Power Inductor on Si and Its Performance in an 8-MHz Buck Converter," *IEEE Transactions on Magnetics*, vol. 44, no. 11, pp. 4096–4099, Nov. 2008.
- [8] P. R. Morrow, C. Park, H. W. Koertzen, and J. T. DiBene, "Design and Fabrication of On-Chip Coupled Inductors Integrated With Magnetic Material for Voltage Regulators," *IEEE Transactions on Magnetics*, vol. 47, no. 6, pp. 1678–1686, Jun. 2011.
- [9] U. Schurmann, A. Gerber, A. Kulkarni, F. Hettstedt, V. Zaporojtchenko, R. Knochel, F. Faupel, and E. Quandt, "Fabrication of Toroidal Microinductors for RF Applications," *IEEE Transactions on Magnetics*, vol. 45, no. 10, pp. 4770–4772, Oct. 2009.
- [10] J. Li, K. Ngo, G. Lu, and H. Xie, "Wafer-level fabrication of high-power-density MEMS passives based on silicon molding technique," *2012 7th International Conference on Integrated Power Electronics Systems, CIPS 2012*, Jan. 2012.
- [11] C. Ó. Mathúna, N. Wang, S. Kulkarni, and S. Roy, "Review of Integrated Magnetics for Power Supply on Chip (PwrSoC)," *IEEE Transactions on Power Electronics*, vol. 27, no. 11, pp. 4799–4816, Nov. 2012.
- [12] R. Meere, N. Wang, T. O'Donnell, S. Kulkarni, S. Roy, and S. C. O'Mathuna, "Magnetic-Core and Air-Core Inductors on Silicon: A Performance Comparison up to 100 MHz," *IEEE Transactions on Magnetics*, vol. 47, no. 10, pp. 4429–4432, Oct. 2011.
- [13] H. T. Le, I. Mizushima, Y. Nour, P. T. Tang, A. Knott, Z. Ouyang, F. Jensen, and A. Han, "Fabrication of 3D air-core MEMS inductors for very-high-frequency power conversions," *Microsystems & Nanoengineering*, vol. 4, p. 17082, Jan. 2018.
- [14] H. T. Le, Y. Nour, A. Han, F. Jensen, Z. Ouyang, and A. Knott, "Microfabricated Air-Core Toroidal Inductor in Very High-Frequency Power Converters," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 6, no. 2, pp. 604–613, Jun. 2018.
- [15] X. Yu, M. Kim, F. Herrault, C. Ji, J. Kim, and M. G. Allen, "Silicon-Embedding Approaches to 3-D Toroidal Inductor Fabrication," *Journal of Microelectromechanical Systems*, vol. 22, no. 3, pp. 580–588, Jun. 2013.
- [16] T. Ebefors, J. Fredlund, D. Perttu, R. van Dijk, L. Cifola, M. Kaunisto, P. Rantakari, and T. Vähä-Heikkilä, "The development and evaluation of RF TSV for 3D IPD applications," in *2013 IEEE International 3D Systems Integration Conference (3DIC)*, Oct. 2013, pp. 1–8.
- [17] T. Lisec, S. Chemnitz, F. Lofink, T. Reimer, A. Kulkarni, G. Piechotta, and B. Wagner, "A novel technology for MEMS based on the agglomeration of powder by atomic layer deposition," in *2017 19th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS)*, Jun. 2017, pp. 427–430.
- [18] W. Ding, L. Jiang, Y. Liao, J. Song, B. Li, and G. Wu, "Effect of iron particle size and volume fraction on the magnetic properties of Fe/silicate glass soft magnetic composites," *Journal of Magnetism and Magnetic Materials*, vol. 378, pp. 232–238, Mar. 2015.
- [19] Y. Sugawa, K. Ishidate, M. Sonehara, and T. Sato, "Carbonyl-Iron/Epoxy Composite Magnetic Core for Planar Power Inductor Used in Package-Level Power Grid," *IEEE Transactions on Magnetics*, vol. 49, no. 7, pp. 4172–4175, Jul. 2013.
- [20] T. Lisec, T. Reimer, M. Knez, S. Chemnitz, A. V. Schulz-Walsemann, and A. Kulkarni, "A Novel Fabrication Technique for MEMS Based on Agglomeration of Powder by ALD," *Journal of Microelectromechanical Systems*, vol. 26, no. 5, pp. 1093–1098, Oct. 2017.
- [21] F. Lofink, V. Tolstrup, T. Lisec, T. Reimer, A. Piorra, D. Meyners, E. Quandt, and B. Wagner, "Magnetically driven energy-harvester with monolithically integrated high-energy-density magnets," in *2017 19th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS)*, Jun. 2017, pp. 351–354.
- [22] T. Lisec, M. T. Bodduluri, A.-V. Schulz-Walsemann, L. Blohm, I. Pieper, S. Gu-Stoppel, F. Niekiel, F. Lofink, and B. Wagner, "Integrated High Power Micro Magnets for MEMS Sensors and Actuators," in *2019 20th International Conference on Solid-State Sensors, Actuators and Microsystems Eurosensors XXXIII (TRANSDUCERS EUROSENSORS XXXIII)*, Jun. 2019, pp. 1768–1771.
- [23] D. W. Lee, Kyu-Pyung Hwang, and S. X. Wang, "Design and fabrication of integrated solenoid inductors with magnetic cores," in *2008 58th Electronic Components and Technology Conference*, May 2008, pp. 701–705.
- [24] G. R. Meza, X. B. Ferragud, J. S. Saez, and J. M. H. Durá, *Controller Tuning with Evolutionary Multiobjective Optimization: A Holistic Multiobjective Optimization Design Procedure*, ser. Intelligent Systems, Control and Automation: Science and Engineering. Springer International Publishing, 2017.